
ROGER BROWN.

Honeywell H-716

As far as I am aware no handbook was ever produced by the company.

In the UK I built up the attached book which I hope will be of interest to those needing information on the machine.



FURTHER COTIES FROM REGEL CROWN THE STATE

BASIC FACTS

Memory Cycle Time 750 20
775ns ± 25ns

Memory Size 4 - 64K

Instruction Complement 78

Circuitry 78

Maximum I/O Transfer

RATE

PAC LAYOUT

	TAO TATOUT
1 - 11	Central Processor
12	ASR or DMC I/O Adaptor
13	Control Panel Connector (With memory module, not controller
14	Memory Lockout/Memory Parity Only
15 - 19	Memory or Controllers
(3)	The bus will support a maximum length of 55 slots or 33 active devices (40 inches).

1.2M words/second

INDEX

Basic Facts	1	
Chip and SP10 Designation	7	
Communications Power Distribution	16	
Compatible Mode Interrupt Mask Assign.	12	
Device Ident. Assign.	11	
DMA Signal Sequence	22	
Extended Memory Enable Jumpers	23	٠,
I/O Bus Signals	14	
Inter Register Instructions	4	
Interrupts	8	& 9
Known Problems	21	
Mainframe Power Distribution	15	
Maintenance Switches	13	
Memory Additions	18	
Memory Option Jumpers	19	
Memory Voltage Margins	17	
Main Frame Option Jumpers	20	
One Shots (Option 5565 - 222 Lineprinter)	24	
Option 716 and 3010	26	
Option 41XX and 4510, 4511, 4512, 4513	27	
Option 45XX	28	
Option 4514	29	
Ontion 5010 and 52XX	30	

Option 5400	. 31
Option 6321	32 and 33
Option 6322	34
Option 6333	35
Option 9040	36 36 A
Package Layout	. 1
Package Locations	
Power Supplies	25
Registers & Machine	Cycles 3 3 3
Signal Name Breakdow	n 6
Standard Device Addr	
To Load Pre H716 Tap	es

C.P. PACKAGE LOCATIONS

PAC		SLOT	PART No.
0AA01 D		08	70050173-706
0AA02 B		09	70050176-703
0AA03 B		10	70050179-703
OAAOAB	. :	11	70050182-703
OAAO5D		06	70050185-705
0AA06 3D	·	01	70050188-706
0AA07 B	e	02	70050191-703
OAAO8c		03	70050194-704
0AA09 E		04	70050197-708
0AA10 A		05	70050200 -707
0AA11 B		07	70050203-703
0 8A74C 0 AA20B 0AB85A	14	700 32104-704 700 32122-701 60127045-701	MONORY OFTICAS. 2 DMC ADAPT. RCP-701 ONLY.
OAA39C	MEMORY	70031634-707	4K - 16 BIT.
OAA40C	46	70031634-708	4K - 18Bit.
0 AB 41 A	~	60426093-707	- 8K - 16 Bit.
0AB42A	• •	60126093-70	1 8K - 18 Bit.

REGISTERS

PROGRAMABLE	DISPLAY	NON-DISPLAY
A (Accumulator)	H (Halt)	I (D.M.A.)
B ('A' Reg. Extension)	M (Memory)	0 (D.M.A.)
S (Address Pointer	Y (Program)	F (Operation)
X(Index)	*	
P (Program)		

J (Base Sector Relocation)

K (Status)

MACHINE CYCLES

'F' Cycle - Instructions fetched from memory.
'F' and 'M' registers loaded.
'I' Cycle - Indirect address utilised.

Y Cycles - Data execution
Y is a non-memory cycle.

INTER-REGISTER INSTRUCTIONS

LDA	10	X Register
LDA	the state of the s	A Register
LDA	12 .	B Register
LDA	13	S Register
LDA	* Ls	PUSH (Insert)
LDA	15	POP (Withdraw)

PUSH AND POP

PUSH

Push pre-decrements the 'S' register so that data is inserted under the last location.

i.e. $'S' = '100 \text{ next push} \longrightarrow '77$

POP

Pop post increments the 'S' register, so the data is poped, then the 'S' register is incremated.

		Disk		Magnetic	cic Tape	Q	ASR and	
	Cartridge	Moving	Fixed Head	9- and 7-track	rack	Cassette	Paper Tape	Cards
	000013	00,001.3	004014	010057		010057	010057	011057
	030133	0303dd	010020	005005		073005	0300dd	000013
	1716dd	005005	171444	101000		004017	1310dd	005005
	003003	171544	000000	171488		1716dd	002003	171488
	005017	177747	004007	0000050		000017	101040	000000
	1715dd	005010	1715dd	005010		1310dd	002003	002010
	003006.	1716dd	177620	171599		002006	010000	1715dd
	0307dd	0000n0	000213	177799		141340	131044	177702
	004002	004002	1716dd	005013		024000	002010	005013
	1717dd	040240	000000	171644		1300dd	041470	1716dd
	003012	030744	1312dd	tt1000		002012	1300dd	021011
	1715dd	1717dd	022400	1315dd		110000	002013	1312dd
	003014	003014	101110	003014	•	100040	110000	101000
	100000	1715dd	002013	100040		00200	024000	101400
	177767	003016	102020	003014		01400n	100040	003014
			Defaults for	for Automatic Bootstrap Loading	ootstra	p Loading		
vice App -	uice Abb → dd=145	dd= 135	dd='22	9-track 7-	7-track			
	WANT NO.	% -n←	OSECTOR > ZZ= 137	dd='14 dd	dd= 115	dd='21	dd=01	dd=05
		No → h= 0 00	FOR SECOND LEVER LONDER 99=	0.5	gg= 1 41 WIT	WANT > D= G		
			THE DRIVE INDICATOR + LL=	>tt= 02 tt=	02			

VERIFICATION AND TEST PROGRAMS.

TESTED AREA	PROGRAM NAME
	State State and State and State State State State State State
MAINFRAME INSTRUCTION TEST MEMORY TEST POWER FAILURE TEST EXTENDED ADDRESSING TEST MEMORY PARITY TEST MEMORY LOCKOUT/BASE SECTOR RELOCATION TEST	AB16-CCT4 AB16-CMT5 AE16-PFT3 AB16-05T3 AE16-07T6 AE16-08T4
HIGH SPEED ARITHMETIC TEST REAL TIME CLOCK TEST EXTENDED REAL TIME CLOCK TEST EXTERNAL REAL TIME CLOCK	AB16-11T1 AB16-12T3 AB16-TIME1 AA16-3000T1
64K MEMORY TEST 64K MAINFRAME TEST DMA RUFFER ROARD TEST	AA16-2022T1 AA16-2022T2 AA16-9070T1
7-TRACK U-PAC MAG TAPE TEST 7-TRACK U-PAC MAG TAPE BYTE MUDE TEST (4020 ONLY)	AE16-MTT2 AE16-4020T4
9-TRACK U-PAC MAG TAPE TEST DUAL CASSETTE TEST 1600CPI MAG TAPE TEST 7/9 TRACK SP-10 VLC MAG TAPE	AE16-MTT3 AA16-5400T1 AB16-4180T1 AA16-4051T1
TEST (4041/4042/4051/4052/4053) AMC FIXED HEAD DISC TEST	AA16-4510T1
CDC MOVING HEAD DISC TEST	U16-46T3
4620 & 4621 UNIVERSAL MOVING HEAD DISC TEST (4700)	AB16-47T3
CARTRIDGE DISC TEST (4760) SP-10 MOVING HEAD DISK TEST PAPER TAPE READER & PUNCH TEST	AAI 6-4760T1 AAI 6-4780T1 AGI 6-RPT2
CARD READER - CARD READER/	AB16-51XXT6
SP-10 CARD EQUIPMENT CONTROLLER TEST -	AA16-51XXT5
5140 CARD READER/PUNCH TEST (PUNCH/FEED/READ TEST)	AB16-RP14
ASR-33/35 TEST	AG16-IWT1
HISI U-PAC LINE PRINTER TEST	AB16-55T3#
SP-10 LINE PRINTER	AA16-55XXT4

SSLC TEST 8K (6312 & 6313) SSLC TEST 4K (6312 UNLY) DMA FOR SSLC TEST HDLC TEST LSMLC STATIC TEST (6321 DNLY)	AA16-6312T1 AA16-6312T3 AA16-6314T1 AA16-6315T1 AA16-6321T2
UMLC STATIC TEST (6322 ONLY)	A16-6322T2
MLC FUNCTIONAL TEST (6321 & 6322)	AA16-6322T1

MSLC TEST (6333 & 2605) CRC TEST (2050 & 2613) S2000 TO S700 COUPLER TEST (REFLECT MODE)		AA16-MLB9 AA16-CRC9 AA16-FEPR
S2000 TO S700 COUPLER TEST (CP TO CP TRANSFER)		AA16-FEPX
ANALOG TO DIGITAL TEST ANALOG INPUTS TEST ISOTHERMAL UNIT TEST ALARM PRINTER TEST 3/5//16 DDC DAC TEST 3/5//16 DIGITAL INTERFACE TEST	Öx (O16-ADTI AA16-RTAITI O16-ITTI O16-ATTI AB16-RTDCTI AB16-RTDIT2

Redundancy Switch	AA16-6930T9
SSLC TEST (316)	AB16-DC59.
Terminal Control Unit	AAI6-TCU9
716/316 ICCU (716)	AA16-3101T9
716/316 ICCU (316)	M16-3101T9
Floating Point Arithmetic	AA16-3111T9
716/716 ICCU	· AA16-3100T9
HSDC TEST	AAI6-HSDCT9
MSU0400	AAI6-MSC9
	Υ

TO LOAD PRE H716 TAPES

- 1. Put INA '10XX in 'A' register.
- 2. Put STA '3 in 'M' register.
- 3. Execute instruction in single instruct ('S' register loaded).
- 4. MASTER CLEAR.
- . Put OCP OOXX in 'B' register.
- 6. '1 to 'P' register.
- 7. Load tape.
- 8. Put machine to run and start.

SIGNAL NAME BREAK-DOWN

CMDRFW+

C - Core or Copy

H = Control panel.

I = Interrupt

B = I/O Bus

1 = Timing

E = Emit (INTERNAL)

M = Memory

MD - From (Memory data bus)

RF - To (Register 'F')

W - Word ·

L - Low order bits

H - High order bits

- Polarity

SP-10 CIRCUIT BOARD MUMBERS.

NA ANN A

L> REVISION.

BOARD TYPE.


> INTERCHANGEABILITY INDICATOW.

ANY CHANGE REQUIRES AN EXTERNAL CHANGE.


N = Numeric. A = ALPHA.

CHIP SIGNAL DESIGNATION

Chip Type



SP10 TYPE CARD NOTATION



INTERRUPT PRIORITY

- 1. D.M.A.
- 2. D.M.C. (OPTN.)
- Normal Interrupts ('63 + Device Address)
- Standard Interrupts ('63)
- 5. Programmed I/O

Power fail and memory lockout violation override all others.

HARDWARE PRIORITY NETWORK

The higher the physical location of the option the higher the priority.

BINTPO - (PINA14) is the I/O interrupt line.

BDMAPO - (PINAS) is the DMA interrupt line.

Due to the backplane wiring and the circuitry on all option boards, when an option interrupts all low priorities are overridden and cannot interrupt until released by the higher priority.

EMPTY I/O BUS SLOTS

To ensure that the priority bus is continuous all empty slots must be wired as follows:-

Link Pins 5-6 (Except slots 13 and 14). 14-15 (Of the mainframe).

INTERRUPTS

PRIVILEGED ADDRESSES

- Watch Dog Timer
- 156 Trace Mode
- '57 Stack Overflow or Underflow
- 160 Power Fail
- Real Time Clock
 - 262 Memory Lockout
- '63 Compatible Mode

INTERRUPT OPERATION

The H716 has two modes of operation. In compatible mode the interrupt is via '63. In normal mode the interrupt is via '63 plus the device address.

i.e. For the teletype the address is 63 + 4 = 67

HARDWARE OPERATION

Force jump store to 'F' register. Set $\mathrm{MO1}$

CMDRMW+ MDRFW+

ange memory addressing gating. Send BSTROB-

 $P + 1 \rightarrow P$

Inhibit further interrupts.

```
continuous addresses)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Document Handler (Heme!)

TV Monitor, Alphanumeric Display (Hemel)

TV Monitor, Graphic Display (Hemel)
                                                                                                                                       Cartridge Disc
UMLC or HSDC (Hemel Display)
UMLC or 3rd Line Printer
UMLC Sorwer Munning countling
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                BM-UMLC
BM-UMLC
Redundancy Switch
                                                                                                                                                                                                                                                                                                                                                                                                            or 2nd LSMLC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           HDLC
HDLC
HDLC
                                                                                                                                                                                                                                                                                            3rd UMLC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   (requires 2
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       1st
1st
or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        8th
7th
6th
5th
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        TV Monitor, Gr
I/O Bus Tester
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Unassigned
4th UMLC or 1
4th UMLC or 1
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              Autocall
Autocall
                                                                                                                                                                                                                                                                                                       0
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               000
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   Autocall
Unassigned
Unassigned
Unassigned
Unassigned
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  07
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Autocal
                                                                                                                                                                                                                                                                                            MSLC ON LSMLC ON LSMLC ON MSLC ON MSLC ON LSMLC 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        SSLC
SSLC
SSLC
SSLC
SSLC
SSLC
                                                                                                                                                                                                                                                       3rd
1st
2nd
3rd
4th
1st
1st
1st
2nd
3rd
4th
                                                                                                                                                                                     2nd
                                                                                                                                                                                                                         2nd
```

DEVICE IDENTIFICATION ASSIGNMENTS

When a device is polled via an INA '11XX instruction, it will reply with its I.D. Code.

	LIIS CI	ruction, it will rep.	ra MT	Lil	ILS	T.D	. 000	ie.	
	00X	Unassigned	27X	SI	nared	d Mer	nory	Optn	6
	01X	PTR	30X	L	ow-Co	ost :	Line	Prin	ter
	02X	PTP	31X	L	ow-Co	ost (Card	Read	er.
4	03X	H112 Line Printer	32X)					
(34X	Teletype	Thru 07771		Unas	ssign	ned		
	05X	System Interface	1000	•	T/0	Rise	Test	- 27"	
	06X	9 Track Mag. Tape	10001	. L .	., 0	Das	100.	- (1	
	07X	Fixed Head Disc			•				
	10X	Real Time Clock							
	11X	Cassette Tape							
	12X	Moving Head Disc							
	13X	Data Line Cont.							
	14X	Computer Couplers							
	15X	Interrupts							
	16X	R.T.I. 'A'							
	17X	Message Mode Adapt.							
(30X	L.S.M.L.C.							
	21X	U.M.L.C.							
	22X	A.S.L.C.							
	23X	S.S.L.C.							
	24X	R.T.I. 'B'							

Software Multi Cont.

Multi-Line Buffer

COMPATIBLE MODE INTERRUPT MASK ASSIGNMENTS

	DATA (EDA	BIT TXX-)		DEV	ICE		
	01			Mag. Tape	Control	Unit	1
	02	•		Mag. Tape	Control	Unit	2
~	03	•		Unassigned	f		
	04			Moving Hea	ad Disc		
ý	05	eng.	* .	I/O Channe	el 1		
	06			I/O Channe	el 2		
	07			I/O Channe	el 3	•	
	08			Small Mass	Store		
	09			P.T.R.	~		
	10			P.T.P.	***		
	11			ASR - 33/3	35		
	12.			Card Reade	er		
	13			Unassigned	i		
	14		•	Line Print	Ter '		
	15			Unassigned	1		
	16			R.T.C.			

MAINTENANCE SWITCHES

SINGLE CYCLE -	Allows the processor to execute one cycle for each operation of the start switch.
Brown Committee	Allows continuous access to memory after depression of
	start switch. This may be either FETCH or STORE in a single address (P) or consecutive addresses (P+)
	CAUTION
	A consecutive store (P+1) will over write the Key in loader.
R.O.M.	Used with R.O.M. memories only.

H716 I/O BUS SIGNALS

PIN			SIGNAL			DESCRIPTION
			EDAT01	Thru	16	Data Bits 1 - 16
			BADR01	Thru	16	Address Bits 1 - 16
A67			BDRLIN	448		Device Ready Line
A68			BSTROB	470		Strobe
A60			BPRGIO	634		Programmed I/O
A59			BPWRFL	813		Power Fail
A69			EMSTCL	440		Master Clear
B11		**	BINTRQ	10,000		Interrupt Request
A62			BDMARQ	n _{ed}		D.M.A. Request
					•	

MAINFRAME POWER DISTRIBUTION

SLOT LEF	T HAND SCREWS	RIGHT	HAND SCREWS
1	~ 5		+22
. 2	-12		+15
3	GND		GND
_ 4	GND		BPWRFL-
5	+12		+5 BAT*
Ex	+5A		HMSTCL-
-	- 5		+22
8	-12		+15
9	GND	. 100	GND
10	GND		BPWRFL-
11	+12		+5 EAT*
12	+5B	. 1	HMSTCL-
13	- 5		+22
14	-12		+15
15	GND	:	GND
16	GND	,	BPWRFL-
17	+12		+5 BAT*
18	+5C		HMSTCL-
19(Not Used	-,	Not Used
	•		

* This point is connected to +5 volts on the OAAO5X mainframe board.

MOTE.
BPWRFL- IS BULK POWER FAIL.

COMMUNICATIONS POWER DISTRIBUTION

SLOT		LEFT HAND S	CREWS	RICHT	HAND SCREWS
1		eng			uno.
2		-12			No.
3		GND			GND
4.		GND			BPWRFL-
5		+12			Was
(6		+5A			HMSTCL-
7	•	note:			640
8		-12			du du
9	•	GND		•	GND
10		GND		~	BPWRFL-
11		+12			
12		+5B			HMSTCL-
13		eas			Cair
14		-12			-
15	ž,	GND			GND
16		GND			BPWRFL-
17		+12			
18		+5C	•		HMSTCL-
()19	No.	Not Used			Not Used

MEMORY VOLTAGE MARGINS

N.B. On no account should the modules be tested beyond the specified ranges.

D.C. VOLTAGE	LIMIT	$0^{\circ}C$	20°C	60°C
8+15	MIN	15.0	14.0	13.0
+15	MAX	17.0	16.0	14.4
+22	NIM	22.0	20.5	19.0
+22	MAX	25.0	23.5	21.0

NOTE
PRWEFT- IS BULK POWER FAIL

	POWER	Supp	LY PAR	I Number	s. SOHz.
POWER	Supply.	OLD	2	COST REDUC	
	C.P.U.	70031955	- 708712	6×12565	3-104718
	OPTN.		700		-706
	COMMS	u	-409713	h	-705720

REGULATORS.	OLD.	BOARD TVPE.	COST REDUC	ED. BOARD
+5"	70031114-70	03 (43A)	60125942-	
-5 ± 120	70031314-70	S(ASA)	60127527	701 (0AA)
+15.	70031187-7	02(0AA)	70031187-	702 (44A)
+224.	70031416-7	07 (OAA)	70031416-71	57 (47 g)
-12v.	70031314-7	04(0AA)	70031314-70	4 (46A)
+120.	70031416-7	08(48B)	70031416-70	8 (48 B)

BULK	OLD.	COST REDUCED.
WMAJOR BOARD.	70031714-702	60125651-702

TRANSITIO	N.	OLD.	COST KEDUCED
BOARD.	CPU	NONE	60125936-701
	OPTN.	None	60125936-702

MEMORY ADDITIONS

NOTE: Empty I/O Bus slot priority jumpers A05 to A06 and A14 to A15 must be deleted as required.

Memory Modules
Memory enable jumpers must be installed
from Pin B53 of the 4K module or the first
4K of an 8K module and Pin B16 of the
second 4K of an 8K module under installation
to the following mainframe pins.

MODULE	SIGNAL SOURCE
MENBLO-	06A41
MENBLI-	06A43
MUNRI.2-	06A39
MENBL3-	06A37
MENBL4-	06A32
MEN 51.5-	06A55
MENBL6-	06A53
MENSL7-	06A51
MENBL8-	06A49
MENBL9-	06A56
MENBLA-	06A54
MENELB-	06A52
MENBLC-	06A50
MENBLD-	06A44
MENBLE-	06A46
MENBLY-	06A48

Expansion above 32K is an option and is covered with 8K memory modules on Page ...

Bus JUMPERS.

MEN+I/O DRAW TO DRAW

	FLEXI
A01 - A34	60133773-001
A37 - A70	-002
BO1 - B34	-003
837 - B70	-004

TO DRAW TO DRAW.

		FLEXI
AOI	-A34	60133773-005
A37	-A70	-006
Boi	-B34	-007
R37	- B70	-008

MEM + I/O BACKPLANE TO BACKPLANE.

A01 - A34 A37 - A70 B01 - B34	FLEXI 60133773-001 -002 -003	P.C. BENED. 70050124-701 70050130-701 70050133-701 70050136-701
BO1 - B34 B37 - B70	-004	70050136-101

TO BACKPLANE TO BACKBLANE

	FLEXI	
A01 - A34	60183773-005	70050139-701
	-006	70050142-701
A37 -A70	-007	70050145-701
BO1 - B34		70050148-701
837- B70	-008	

EXTENDED MEMORY ENABLE JUMPERS

These jumpers must be installed from the OAB15A interface board in slot 01 of the memory expansion bus, to pin B53 of the 4K module or the first 4K of an 8K module and pin B16 for the second 4K of an 8K module.

OABISA 70033152-701

20K	MENBL4-	01A01
24K	MENBL5-	01A34
28K	MENBL6-	01A40
32K	MENBL7-	01A54
36K	MENBL8-	01A55
40K	MENBL9-	01A64
44K	MENBLA-	01807
48K	MENBLB-	01808
52K	MENBLC-	01816
56K	MENBLD-	01834
60K	MENBLE-	01853
64K	MENBLF-	01857

8K Memory Modules

For the first 4K the enable jumper should be connected to pin B53 and for the second 4K to pin B16.

Extended Memory

Expansion above 32K requires a memory option bus yith an OAB15A in slot 1, in the case of 4K modules. Using 8K modules only the memory option board in CP slot 14 need be used, up to 64K without the bus.

NOTE:

The board in CP slot 6 must revision D or later to support 8K modules.

Configuration Wires for the Extended Memory Bus

Add 01B35 - 01B49 ZV+05BAT Add 01B36 - 01B50 ZV+05BAT

Add CP14A02 - 01A02 MPROPT+

Add CP14A04 - 01A04

Add CP14A06 - 01A06

MEMORY OPTION JUMPERS

OEA74A Memory parity only
Parity, lockout and extended addressing

When one of the above packages are installed in slot 14 the following jumpers must be installed.

To enable Memory Parity

Delete 14A64 - 14A70 MPARER+ Delete 14A02 - 14A09 MPROPT+ (if OBA74A) (To test ground 14B67)

To enable Memory Lockout

Delete 14B08 - 14B23 MLOOPT+A Delete 05B20 - 05B23 MLOOPT+ Add 01B24 - 05A19

To enable Extended Memory (32K to 64K)

Delete 14A07 - 14A23 M64K01+
Delete 14A34 - 14A40 MCIREQ-X
Delete 14A47 - 14A59 M64K02+
Delete 14A55 - 14A63 MADD02Delete 14B47 - 14B66 M64OPT+

Add 14A40 - 14A53 M64KCT-A
Add 14A63 - 14A70 M64KO2-A. (14A67)
Add 14B03 - 15A59 BPWRFL-A
Add 06B24 - 14A13 RKEAMD+H
Add 11B40 - 14A11 ERXAUW+
Add 06B62 - 14A15 ERYMAW+

MAINFRAME OPTION JUMPERS

To enable High Speed Arithmetic

- Delete 01B47 - 01B50 HSAOPT+

To enable Base Sector Relocation

Add 05A19 - 01B24 BSROPT+

I/O BUS TERMINATION

A terminator is provided on the last slot to prevent ringing on the function BSTROB.

This circuit module plugs onto backplane pins A36 through A70.

NOTE:

DO NOT INSTALL OPTIONS

WITHOUT AUTHORISATION

KNOWN PROBLEMS

FAULT

RECTIFICATION

- 1. Early RTC/WDT address Was 10_8 is 27_8 no effect. changed due to clash with another option.
- 2. RTC a.c. input terminal rivets break away from the solder and become intermittant.

Solder wire through hole in rivet to tag and track.

3. Power supplies unstable +5 volt regulator at power on. (OAA43A)..

Change R10 from 20 ohms to 200 ohms.

4. S.S.L.C. 'Current Mode' is not compatible with U35 modems.

None.

- 5. SLOT 18 PINS TO SLOT 19 PING DMA PRIORITY
 NETWORK ETCH MAY BE MISSING ON THE MAIN FRAME.
- PFINERUPTS CAUSING PROG. TO HANG IN UPPER CORE.

 ADD PULL UP TO BROWRFL-WON CAAISTA BOARD.

 DIP SITE 32B PIN 09 TO CONNECTOR A PIN 59.

DMA SIGNAL SEQUENCE (LDB 135)

		-		
	Frank	Trulse+7 Trulse-y IATRRQ- IFLARQ	(H)A4	Request
(2	TPULSE+7 OFBREK IA/IBK-E MCIREQ- IARQFN+	E2 (H)G6 (H)150A2	Prevents MEMCIN+ 188 G11 Inhibits BRQENB-
	3	IASHOI	137B1	IASH10, 137E1 fired.
	4	EJXMAW+ EBAMAW+	129D4 129C1	and EMFMAW+ 129D1 inhibited. enabled. Address formed by BADR lines.
		IFMEGI MCEREQ- MHDSHK LADATA-	(H)136E10 (L)150A1 150E10 135G10	Set Low Acknowledges cycle request. Inhibits MCIMLF 150C8 & MCINRT 150C10.
	5 <	IASH02 IASH04 IASH02 IASH03 IARQEN	137E7 137B5 Time Out 137G8 135F4	Fired. Fired. Guarantees BSTRO widt Fired by IASHO2 time out. Re-enables DMA request.
1	,	BCLPRN	138F10 136E10	Cleared
(6 .	IADRDY- IASH05 IASH06	137C6	Generated (DMA data ready) Clears IFSTRB on time out. Gives EROBDW+ 136G11.
	7	IARQEN+	135F4 .	Re-starts IASH01 chain for further cycles.

ONE SHOTS

OPTION 5565 222 LINEPRINTER

The following one shots can be checked whilst doing a print and space operation.

PACSS+ 01A28B13 45-53 ms HMDLY+ 01A32B05 17-23 ms SBYDL+ 01A32B13 5-9 ms

These one shots are not adjustable so if outside specification the dip (T123) must be replaced.

WATCH DOG TIMER

Signal WATCH + should be 1150 to 1350 ms wide.

If necessary R4 (20K on standoffs) may be altered within small margins to obtain the desired pulse width.

ASR/KSR

Moultor CLOCI+ (01A14E03) whilst holding down repeat and any character. Adjust POT1 (01A16G) so that the pulses are 9.1 ms apart.

Monitor CLOCO+ (01A18F13) whilst running a simple O/P loop program adjust POT2 (01A18G) so that the pulses are 9.1 ms apart.

Monitor OODLY- (01A20F13) and adjust POT3 (01A20G) to give an 18.2 ms pulse.

POWER SUPPLIES

BULK POWER SUPPLY VOLTAGES

DC <u>Volt</u>	O/P Load	A .	Volts Load.	Test Load	Max Incre Reduced I Min Load	Load.
+24 -24 (-26.4 20		1.0A 0.03A 0.09A 0.2A	28.5 -28.5 23.0 70.0

REGULATED POWER SUPPLY VOLTAGES

DC OUTPUT	REGULATION	OVER VOLTAGE. TRIP POINT	CURRENT MAX. MIN.
+5	+ 5%	+6.3	30.0 0
- 5	+ 5%	-6.3	2.2 0
+12	+ 5%	+15.00	0.5 0
-12	- 5%	-15.00	0.25 0
+24 -	20 to 27 vo	lts -	0.72 -
(22	- 5%	+28.00	1.0 0
+15	+ 5%	+18.00	6.5 0.2

Maximum total power output at any one time 265 watts.

OPTION 2050/2613

DESCRIPTION.

The Cyclic Redundancy Check option (CRC)

allows a single option to perform CRC operations
on data used with several different devices.

It consists of two boards connected by a top-hat
connector.

OABOSA 41264260-001 OABOGA 41264264-007

OPTION 2600

DESCRIPTION.

DATA NET COUPLER Consists of two boards which require the standard I/O Bus.

0AB07C 42505917-002 0AB08A 42505918-001

OPTION. 3000

Peal Time Clock and Watch Dog Timer consists of two independent clocks, one line and one crystal interrupting at 10 ps to 40.96 ms, and a watch dog timer shiel interrupts if not reset every second or sooner.

OAA12B

40050216-703

OPTION 716

Description

The basic processor occupies 10.5" of vertical rack.

Wires

Attach the Real Time Clock signal wire (red) to 05A02Z48 (LEFT HAND TERMINAL) and the ground wire to 05A02Z38 (RIGHT HAND TERMINAL).

ADD PAGE

OPTION 3010

Description

Data Multiplex Control

This option is a single wire wrap board, but because of its thickness it uses two slots in the I/O bus, the first being slot 12. In addition to this there is a 1 x 3 u bloc located in the first u pac option draw.

POWER FAIL DETECTION OF THE MPAC POWER.
SUPPLIES IS PROVIDED. ADJUSTMENT IS PROVIDED
BY MEANS OF A POTENTIOMETER.

OPTION 3030.

DESCRIPTION.

BSC Down - line Load option uses a 2K ROM to load from the host system via an S.S.C.

The R.OM. must be configured as the next memory after the first 4K and requires as pre-requires 710-3000 (RTC+WDT) plustleSSCC.

OAA69B 70032560-704

OPTION. 3100

DESCRIPTION.

Inter-communication unit (ICC4) for use between two Series 700 machines using DM.A.

OAC24A 60127042-701

450. SAMPS

UST AM6-3100T9.

OPTION: 4041/4051

DESCRIPTION.

7/9 Track V.L.C. Magnetic Tape operating at 26ips with recording densites of 200,556,6800Bpi in the case of 7 track and 800 bpionly on 9 track. The controller consists of a DMA Buffer board and a six slot back plane fitted with two control boards.

ODA82C 70032912-706. BOARDØI ODA83C 70032913-706 BOARDØ2 OBA81A 70032862-710 BACKPLANE OAA22B 70031557-702 DMABB.

WARNING.

The boards on this often are now on their third non-interchangeable level.

SEE TSB 710.01-025 REVOZ. PAGE 8.

OPTION. 4053

DESCRIPTION.

CRC OPTION FOR 4051 MAG. TAPE.

OABIGA 70033061-701 BOARD 5 OBBIGA 70033061-702

OPTION 41XX/402X

Description

Magnetic Tape 9 track and 7 track.

The option is a 6 x 3 u packunit which requires a 716 - 3010 D.M.C. to make it 716 compatible.

OPTIONS 4510, 4511, 4512 and 4513

Description

Fixed Head Disc. 64K, 128K, 256K and 512K

This is an I/O option consisting of:-

- 1. An wire wrap board (DMABB) requiring two slots in the I/O bus. Address '22 must be configured.
- 2. Two interconnecting cables to connect the DMABB to the controller.
- 3. A controller consisting of a 6 pac prewired backplane and two wire wrapped controller boards.
- 4. One device cable a maximum of 11ft long.
- 5. Up to 4 disc drive assemblies.

Size

must be placed 3.5" from the bottom of the cabinet. If an air plenum is used in the cabinet then it must be 7" from the bottom.

OAA 37B 70031554-702 BEARD 1
OAA 38B 70031555-702 3
OAA 73A 70032298-703 BACKPLANE WINCHESTER
OAA 22B 70031557-702 DMABB
OAA 73A 70032298-704 BACKPLANE VIKING CONNECTOR.
27.

OPTION 45XX Cont.

Configuration

The DMABB address must be configured on the dip in location 01A40B to be identical to the associated controller (LBD7700 B8). A logic one is available when the jumper is removed.

B = Standard interrupt.

1 = Address 1

2 = Address 2

etc.

OPTION 4514

Description

Additional 512K word fixed head disc. Up to three 4514's may be added.

Size

Each device requires 10.5" vertical rack and must be configured directly above other devices.

Configuration Wires (LBD 6917)

- 1. (a) When first 4514 is added to 451X, Delete 03A08E02 to 03A06E09 Add 03A08E06 to 03A06E09
 - (b) When second 4514 is added, Delete 03A08E03 to 03A06E11 Add 03A08E07 to 03A06E11
 - (c) When third 4514 is added, Delete 03A08E04 to 03A08E13 Add 03A08E08 to 03A08E13
- 2. Memory select and disc ready must be configured for numbers 2, 3 and 4 at XXX07 and XXX08 respectively on the additional devices.

DESCRIPTION.

Cantridge disc controller

OACOZC OAA22B 60126004-703

A SU SEE EMPTY SLOT WIP US TO A

OPTION. 4780/4/81/4790

DESCRIPTION.

Moving head dise.

OAB67B	60123889-702	BOARD 1
OAB68B	60123890-702	BOARD 3.
OABG9A	60123891-701	BOARD 5
OAB84A	60123892-701	BACKPLANE
OAAZZR	70031557-702	DMA-BB.

OPTION 501.0

70050218-704. Description OAA14B

300 c/s paper tape reader and control unit.

The controller requires a single I/O bus slot.

OPTION 52XX

Description

Paper tape punches.

5250 Low speed punch requires 14" vertical rack. 5260 High speed punch requires 14" vertical rack plus 3.5" for the electronic unit.

Wiring

The connector to the control unit is on 02Z.

70050217-704. OAA13C +SOULT REGULATOR. 7005\$152-701 OAA42A SOLENOID DRIVER. 70050020-701 OAASZA

OPTION. 5151/52/56/57 DESCRIPTION.

OUP CARD READER.

OAC278 60124959-713 CONFIGURABLE.

OAB80A 60126358-701 SUPERCEEDED BY OAC278.

OBB808 60126358-707

OPTION 5161/2/3/4, 5172/6
DESCRIPTION.
Cand reader controller.

OAC28B 60124959-712. CONFIGURABLE.
OAB65B 60124954-702 PUNCH DEVICES ONLY
OBB98B 60126387-708 SUPERCEEDED BY CAC28B.
OBB64B 60126388-707 """
OBB79B 60126388-707 """

OPTION 5210

DESCRIPTION.

Teletype BRPE-11 paper tape punch and controller.

OAA13C 70050217-704

0AA42A 70050152-701 +SU REGULATOR.

OAA 52A 70050020-701 SOLENOID PRIVER.

DPTION 5300

DESCRIPTION.

ASR/KSR 33/35 Teletypewriter

OABIIB 70050536-703

OAA21B 70032166-702. {NO EIA DRIVER BUT GETS OUT OF TROUBLE

OPTION 5400

Description OAA79A 70032719-702

Cassette tape and one drive which operates on PIO.

It consists of:

- (a) One wire wrap control board requiring two slots on the bus. Address '21 must be configured.
- (b) One cassette rack mounting assembly housing one 5400 or two 5400 and 5401 cassette handlers and a power supply.

OPTION.5541/2 AND 5551/2.

DESCRIPTION.

Serial and OUP Line printer.

OACO3A 60125819-701

OPTN 6312, 6313, 6314.

DESCRIPTION.

6312 SYNCHRONOUS SINGLE LINE CONTROLLER (SSLC.) 6313 CODE CONVENTION OPTION. (CCO) 6314 DIRECT MEMORY ACCESS OPTION (DMA)

NEW DMA 6314 70032930-701 OAA84A. NEW SSLC 6312 70032964-7015 OABOGA NEW CCO 6313 70032971-701 OABIOA OLD SSLC 6312 70032095-702 OBAITA * OLD CCO 6313 70032097-702 OBAI8A*

* NOT TO BE USED WITH G314 DMA OPTION.

OPTION. 5565/6/7/8/9, 5576/5577

DESCRIPTION.

LINE PRINTERS 112/222A/112N

OBB666

60123942-704

OAA22B

DMA BB. 70031557-702

OABGGA

60123942-701 (EARLY TYPE

DIFFERENT DEVICE

OPTION 6315

DESCRIPTION.

HDLC SYNCHRONOUS SINGLE LINE GNTROLLER.

OPTION. 6316 DESCRIPTION. MIL STANDARD ISSC

70050493-703 OBASOB

> DMA ADAPT. 60125867-701 OAC 31 A OAC 30A

60126129-701

60127298-701

OAC 33A OAC 34A

BOARD OI BOARD OS BOARD OS

BACKPLANE.

OPTION 6321

Description

Low Speed Multiline Controller.

The option requires two slots in the I/O bus plus 12 adjacent slots in a non I/O bus expansion backplane. (6 boards in 12 slots).

Also required are line module adaptors (MAX.4) each capable of driving 32 lines via line modules in a 6 slot backplane. (Max. No. lines 128)

Slot and	Board No.	Type	
Time	SB PLANE MODULE ADAPTER.	0AA31A 0AA32A 0AA33A 0AA34A 0AA35A 0AA36A 0AA30A 0AA71A 0AA52A	70050213-701
Lines	Line Module Zone		LSMLC One Board
6341A 0 - 31	02Z 04Z)2Z 11)2Z 09
6341B 31- 63	02Z 04Z	()4Z 11 ·
6341C 64- 95	02Z 04Z)2Z 07)2Z 05
6341D 96-127	02Z 04Z		04Z 07 04Z 05

OPTION 6321 Cont

Bus Adaptor Cables

DMA Adaptor	Card	Option		
Zone			Board	Zone
02Z 04Z		. ".	.03	02Z 04Z

Logic and Configuration

Zone	Board	
06Z	01	INTERCONNECT TO ZONE 06Z BOARD 03
04Z	01	Configuration. Baud rates of line modules.
06Z	05	Configuration. Baud rate 1, character length.
06Z	07	Configuration. Baud rates 4, 5 and 6
06Z	09	Configuration. Baud rate 3 + parity.
06Z	11	Configuration. Baud rate 2 + No. stop bits.

OPTION 6350.

DESCRIPTION.

RELAY INTERFACE.

OAB74A 70050539-701

OPTION 6322

SS SYNC.

Description

Universal Multi-line Controller.

The option consists of:
ONE OAC39 A 60126909-701 FOR BLOCK MODE OR

- (a) One DMA adaptor requiring two 1/0 slots.
- b) One UMLC 12 slot backplane (70032424-701).CAA85A
- (c) Five wire wrap logic boards.

Also a maximum of 4 line module adaptor units and up to 32 line modules. Maximum No. lines 64.

Slot			Board	
01			0AA25B	70032302-702.
. 03 -			OAA26C	70032308-703
05		. ~	0 B A27A	70032309-703
07		,	0 B A28A	70032310-703
09	+		OBA29A	70032311-704
LINE MODULE	ADAPTER		OFASZA	700 50213-701

Cables

			٠		U.M.	L.C.
Lines	-			LMA Zone	Zone	Board
6341A	0		15	02Z 04Z	02Z 02Z	07 03
6341B	16		31	02Z 04Z	04Z 04Z	07 03
6341C	32	••	47	02Z 04Z	02Z 02Z	09 05
6341D	47		63	02Z 04Z	04Z 04Z	09 05

DMA Adaptor	U.M.		
per equestion des des les annes en	Zone	Board	
02Z 04Z	02Z 04Z	01 01	
0.42	0 123	0.2	

OPTION 6351/52/53. DESCRIPTION.

LINE MODULES.

OAASTA 70050253-701 ASYNC. 2400. 300
OAASSA 70050253-701 SYNC. 10.8 K.

OPTION 6333

Description

Multi-Line Controller. or MSLC or MLB.

The option consists of:

- (a) One interface board OABO1A. 41264112-401
- (b) One or two 6 pac backplanes.
- One MLB bus adaptor board. OABO26. 41264129-002
- (d) One to eight line buffer boards in any mixture of sync. and assync.

OABO3E Sync. Line module. 41264143-002 OABO4E Assync. Line module. 41264145-002

Cables

1/0	Adaptor	Bus	Aday	ptor	•
	02Z 04Z		02Z 04Z		
	0.12	i	06Z	Address	Configuration

* For standard address of '51 the connections are:

5 to 6, 13 to 14 and 17 to 18.

OPTION 6365/2622.

DESCRIPTION.

AUTO DIAL FOR 6333

OAB14A 41202618-001

OPTION. 6901/6902.

DESCRIPTION.

AUTO CALL

OAA77A 70032710-701 OAA78A 70032710-702

OPTION 9040

Description

u Pac draw with power supply. PB 333A.

Power supply occupies 2×3 area leaving 4×3 and 6×3 areas free for standard u pac use.

Size.

Uses 7" of vertical rack.

Wiring

Use B70033088-701 power distribution kit when connector plane is adjacent to the power supply and B70033088-702 kit in the larger area.

OPTION 905X

Power supplies.

DAA54C 70050328-703 REGULATOR.

OPTION. 9050

DESCRIPTION.

716 POWER SUPPLY.

OAA#3B 70031114-703 +5 OAB38A 60125942-701 COST RED. +5 OAA44B 60127530-701 +15 OAA45A 70031314-705 OAA45C 60127527-702 -5 ±12 v. COST REDUCED -5 1120. OAB39B 60127870-701 TRANSITION BRD, EPU.) OAB478 60127870-702 TRANSITION BOARD (OPINS) OAA 46A 70031314-706 - 220 +220. OAA 478 70031416-707 +12v. OAA 48B 70031416-708 CAPACITOR BOARD. OAA 498 70050379-702

OPTION. 9070.

DESCRIPTION.

DMA BUFFER BOARD.

OAA22B 70031557-703.